Lesson Plan

Branch: Computer Engineering

Semester: IV Year: 2022-23

Course Title: Microprocessor	SEE: 3 Hours – Theory
	& Oral Examination
Total Contact Hours: 36 Hours	Duration of SEE: 3 Hrs
SEE Marks: 80 (Theory) + 20 (IA)	
Lesson Plan Author: Prof. Heenakausar	Date: 30/01/2023
Pendhari	
Checked By:	Date: 31/01/2023

Prerequisites: Digital Logic and Computer Architecture Syllabus

Module	Deta	ailed Contents	Hours		
1	The	Intel Microprocessors 8086 Architecture	8		
	1.1	8086CPU Architecture,			
	1.2 Programmer's Model				
	1.3	Functional Pin Diagram			
	1.4	Memory Segmentation			
	1.5	Banking in 8086			
	1.6	Demultiplexing of Address/Data bus			
	1.7	Functioning of 8086 in Minimum mode and Maximum mode			
	1.8	Timing diagrams for Read and Write operations in minimum and			
		maximum mode			
	1.9	Interrupt structure and its servicing			
2	Inst	ruction Set and Programming	6		
	2.1	Addressing Modes			
	2.2	Instruction set-Data Transfer Instructions, String Instructions, Logical			
		Instructions, Arithmetic Instructions, Transfer of Control Instructions,			
		Processor Control Instructions			
	2.3	Assembler Directives and Assembly Language Programming, Macros,			
		Procedures			
3	Mer	nory and Peripherals interfacing	8		
	3.1	Memory Interfacing - RAM and ROM Decoding Techniques - Partial			
		and Absolute			
	3.2	8255-PPI-Block diagram, CWR, operating modes, interfacing with			
		8086.	-		
		8257-DMAC-Block diagram, DMA operations and transfer modes.			
	3.4	Programmable Interrupt Controller 8259-Block Diagram, Interfacing			
		the 8259 in single and cascaded mode.			
4		180386DX Processor	7		
	4.1	Architecture of 80386 microprocessor			
	4.2	80386 registers – General purpose Registers, EFLAGS and Control			
		registers			

Course Outcomes (CO):

On successful completion of course learner will be able to:

CSC405.1 Describe core concepts of 8086 microprocessor. [Remembering-B1&Understanding-B2]

CSC405.2: Apply the instructions of 8086 and write assembly language programs.

[Understanding-B2& Apply-B3]

CSC405.3: Design 8086 based system using memory and peripheral chips.

[Apply-B3 & Create B6]

CSC405.4: Appraise the architecture of advanced processors [RememberingB1&UnderstandingB2]

CO-PO Mapping:(BL – Blooms Taxonomy, C – Competency, PI – Performance Indicator)

CO	BL	С	PI	PO	Mapping
CSC405.1	1,2	1.3	1.3.1	PO1	1
CSC405.2	2,3	1.3	1.3.1	PO1	1
CSC405.3	3,6	1.3	1.3.1	PO1	1
		2.3	2.3.1	PO2	1
		3.2	3.2.1	PO3	1
CSC405.4	2,3	1.3	1.3.1	PO1	1

CO-PO-PSO Mapping:

	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12
CSC405.1	1											
CSC405.2	1	1										
CSC405.3	1	1	1									
CSC405.4	1											

Note: None of the PSOs Map to the CSC405

Justification of PO to CO mapping

Course Outcome	Competency	Performance Indicator
CSC405.1	1.3 Demonstrate competence in engineering fundamentals	1.3.1 Apply engineering fundamentals
CSC405.2	1.3 Demonstrate competence in engineering fundamentals	1.3.1 Apply engineering fundamentals
CSC405.3	1.3 Demonstrate competence in engineering fundamentals	1.3.1 Apply engineering fundamentals
	2.3 Demonstrate an ability to formulate and interpret a model	2.3.1 Able to apply computer engineering principles to formulate modules of a system with required applicability and performance.
	3.2 Demonstrate an ability to generate a diverse set of alternative design solutions	3.2.1 Able to explore design alternatives.
CSC405.4	1.3 Demonstrate competence in engineering fundamentals	1.3.1 Apply engineering fundamentals

CO Measurement Weightages for Tools:

	Test1	Test2	Assign	Assign	Assign	Assign	Quiz	Quiz 2	Quiz 3	SEE	Course
			1	2	3	4	1			(T)	Exit
											Survey
CSC405.1	20%		10%				10%			60%	100%
CSC405.2	20%			10%				10%		60%	100%
CSC405.3	10%	10%			20%					60%	100%
CSC405.4		20%				10%			10%	60%	100%

Attainment:

CO CSC405.1:

Direct Method

 $A_{csc405.1D} = 0.2*test1+ 0.1* Assignment1+ 0.1*quiz1 + 0.6 * SEE_Theory$

Final Attainment: $A_{csc405.1} = 0.8 * A_{csc405.1D} + 0.2 * A_{csc405.1I}$

CO CSC405.2:

Direct Method

 $A_{csc405.2D}$ = 0.2*test1+ 0.1* Assignment2+ 0.1*quiz2 + 0.6 * SEE_Theory Final Attainment: $A_{csc405.2}$ = 0.8 * $A_{csc405.2D}$ + 0.2 * $A_{csc405.2I}$

CO CSC405.3:

Direct Method

 $A_{csc405.3D} = 0.1*test1+0.1*test2+0.2*$ Assignment3 + 0.6 * SEE_Theory

Final Attainment: $A_{csc405.3} = 0.8 * A_{csc405.3D} + 0.2 * A_{csc405.3I}$

CO CSC405.4:

Direct Method

 $A_{csc405.4D} = 0.2*test2 + 0.1* Assignment 4+ 0.1*quiz3 + 0.6 * SEE_Theory$

Final Attainment: $A_{csc405.4} = 0.8 * A_{csc405.4D} + 0.2 * A_{csc405.4I}$

Lecture Plan:

Module	Contents	Hours	Planned date	Actual date	Content Delivery Method	Remark
1	The Intel Microprocessors 8086 Architecture					
	Introduction, 8086CPU Architecture	1	9/1/2023		ppts	
	8086CPU Architecture	1	10/1/2023		ppts	
	Flag Register, Functional Pin Diagram	1	13/1/2023		ppts	
	Memory Segmentation, Introduction to Banking in 8086	1	16/1/2023		ppts	
	Functioning of 8086 in Minimum mode	1	30/1/2023		ppts	
	Functioning of 8086 in Maximum mode	1	31/1/2023		ppts	
	Demultiplexing of Address/Data bus, Timing diagrams for Read and Write operations in minimum	1	2/2/2023		ppts	
	Timing diagrams for Read and Write operation in maximum mode	1	6/2/2023		ppts	
	Interrupt structure and its servicing	1	7/2/2023		ppts	
	Interrupt structure and its servicing	1	9/2/2023		ppts	

	Quiz-1		10/2/23		
2	Instruction Set and				
	Programming				
	Addressing Modes	1	17/1/2023	ppts	
	Addressing Modes	1	20/1/2023	ppts	
	Instruction set-Data Transfer	1	23/1/2023	ppts	
	Instructions, String				
	Instructions, Logical				
	Instructions				
	, Arithmetic Instructions,	1	24/1/2023	ppts	
	Transfer of Control				
	Instructions, Processor				
	Control Instructions				
	Assembler Directives and	1	Conducted		Assignmen
	Assembly Language		during		t-1
	Programming, Macros,		practical's		
	Procedures				
3.	Memory and Peripherals				
	interfacing				
	Memory Interfacing - RAM	1	10/2/23	ppts	Extra
	and ROM Decoding				
	Techniques – Partialand				
	Absolute		10 10 100		
	Design problems	1	13/2/23	ppts	
	Design problems	1	14/2/23	ppts	
	Design problems	1	16/2/23	ppts	
	8255-PPI-Block diagram, CWR,	1	20/2/23	ppts	
	8255 operating modes- Mode	1	21/2/23	ppts	
	8255 interfacing with 8086.	1		ppts	Extra
	8233 interracing with 8080.	_		ppts	online
	8255 Mode 2	1	23/2/23	ppts	Role play
	0200 1/10 40 2			PP	Activity
	Unit Test-1		28/2/23 to 3/3/23	I	,
	8257-DMAC-Block diagram,	1	8/4/23	ppts	
	DMA operations and transfer				
	modes.				
	Programmable Interrupt	1	14/4/23	ppts	
	Controller 8259-Block				
	Diagram, Interfacingthe				
	8259 in single and cascaded				
	mode.	<u> </u>			
	Quiz-2		18/3/2023		
4.	Intel 80386DX Processor				
	Architecture of 80386	1	7/3/2023	ppts	Assignmen

	microprocessor				t-2
	80386 registers – General	1	9/3/2023	ppts	
	purpose Registers, EFLAGS				
	and Controlregisters				
	Real mode, Protected mode,	1	13/3/2023	ppts	
	virtual 8086 mode				
	80386 memory management	1	14/3/2023	ppts	
	in Protected Mode –				
	Descriptors and selectors,				
	descriptor tables, the memory				
	paging mechanism				
	80386 memory management	1	16/3/2023	Ppts,	
	in Protected Mode –			Videos	
	Descriptors and selectors,			links	
	descriptor tables, the memory				
	paging mechanism				
	80386 memory management	1	20/3/2023	ppts	
	in Protected Mode –				
	Descriptors and selectors,				
	descriptor tables, the memory				
	paging mechanism				
	Assignment-3				
5.	Pentium Processor				
	Pentium Architecture	1	18/3/23	ppts	Online
					extra
	Superscalar Operation,	1	18/3/23	ppts	Online
	0.77				extra
	Integer &Floating-Point	1	21/3/2023	ppts	
	Pipeline Stages,		22/2/222		
	Branch Prediction Logic,	1	23/3/2023	ppts	
	Branch Prediction Logic,	1	27/3/2023	ppts	
	Cache Organization and	1	28/3/2023	Ppts,	
				Videos	
	MECL	-	2/4/2022	links	
	MESI protocol	1	3/4/2023	Ppts,	
				Videos	
6.	Pentium 4	-		links	
υ.		1	6/4/2023	nnte	
	Comparative study of 8086, 80386, Pentium I, Pentium	1	0/4/2023	ppts	
	II and PentiumIII Pentium 4: Net burst micro	1	11/4/2022	p.m.t.n	Assignment
	architecture.	1	11/4/2023	ppts	Assignmen
		1	19/4/2022		t-4
	Quiz-3	4	18/4/2023		Future
	Hyper threading technology and its use in Pentium 4	1		ppts	Extra as
	and its use in Femilian 4				per
					students

			convince

Web references

8259

- 1)https://youtu.be/GPpYzCk38VI
- 2) https://youtu.be/wFnwRHJzfqc
 - 3) https://youtu.be/577A-dZKm80

8257

- 1) https://www.youtube.com/watch?v=XbyEsuYIXHQ
- 2) https://www.youtube.com/watch?v=eWUYirQPwqM
- 3) https://www.youtube.com/watch?v=tsUmeUXAIWM

Text	tbooks:
1	John Uffenbeck, "8086/8088 family: Design Programming and Interfacing", PHI.
2	Yu-Cheng Liu, Glenn A. Gibson, "Microcomputer System: The 8086/8088
	Family, Architecture, Programming and Design", Prentice Hall
3	Walter A.Triebel, "The 80386DX Microprocessor: hardware, Software and Interfacing",
	Prentice Hall
4	Tom Shanley and Don Anderson, "Pentium Processor System Architecture", Addison-
	Wesley.
5	K. M. Bhurchandani and A. K. Ray, "Advanced Microprocessors and Peripherals",
	McGraw Hill
Refe	erences:
1	Barry B. Brey, "Intel Microprocessors", 8 th Edition, Pearson Education India
2	Douglas Hall, "Microprocessor and Interfacing", Tata McGraw Hill.
3	Intel Manual
4	Peter Abel, "IBM PC Assembly language and Programming", 5 th Edition, PHI
5	James Antonakons, "The Pentium Microprocessor", Pearson Education

Assessment:

Internal Assessment Test:

Assessment consists of two class tests of 20 marks each. The first class test is to be conducted when approx. 40% syllabus is completed and second class test when additional 40% syllabus is completed. Duration of each test shall be one hour.

End Semester Theory Examination:

	V
1	Question paper will comprise of 6 questions, each carrying 20 marks.
2	The students need to solve total 4 questions.
3	Question No.1 will be compulsory and based on entire syllabus.
4	Remaining question (O.2 to O.6) will be selected from all the modules.

Useful Links				
1	https://swayam.gov.in/nd1_noc20_ee11/preview			
2	https://nptel.ac.in/courses/108/105/108105102/			
3	https://www.classcentral.com/course/swayam-microprocessors-and-microcontrollers-9894			
4	https://www.mooc-list.com/tags/microprocessors			

Evaluation Scheme

CIE Scheme

Internal Assessment: 20 (Average of two tests)

Internal Assessment Scheme

Module		Lecture	No. of questions in			No. of questions
		Hours	Test 1	Test 2	Test 3*	in SEE
1	The Intel	8	02 (5	-		
	Microprocessors		marks)			
	8086 Architecture					
2	Instruction Set and	6	01 (5	-		
	Programming		Marks)			
3	Memory and	8	01 (5	-		
	Peripherals		Marks)			
	interfacing.					
4	Intel 80386DX	7		02 (5		
	Processor			Marks)		
5	Pentium Processor	6	-	1 (5		
				Marks)		
6	Pentium 4	4	-	1 (5		
				Marks)		

Note: Four to six questions will be set in the Test paper

Verified by: